


Proprietary Data

Do NOT reproduce or distribute without express written consent of Micro Innovations!


(C) Copyright 1992

Micro Innovations
12503 King's Lake Drive
Reston, Virginia 22091


Title		
IDE Host Adapter for Coleco ADAM		
Size	Document Number	REV
A	File: LCIF13.SCH	D
Date:	May 24, 1992	Sheet 1 of 1



J1 Hard Disk Drive




J2 Printer



C3
.1uF

U3

2732-256



010009
08007
06005
04003
02001
JP1

2
1
J3


R2
2.2K

C1 - 10uF
C2 .1uF

R1
2.2K

C4
.1uF


U2
EP1800



C5
.1uF

U1


74LS245



PN - IDEHA5H
Powermate
Host Adapter

(C) Copyright 1992
Micro Innovations
Reston, Virginia 22091

P1



1 File: G1810_58.PLD
 2 Date: August 2, 1992

3
 4 This file contains the logic necessary for an EP1810 PLD to perform
 5 address decoding and 8/16 bit data multiplexing and demultiplexing to
 6 interface an IDE hard disk drive to the Coleco Adam computer. The
 7 GAL also contains logic to drive a parallel printer port.

8
 9 EP1810c
 10 2:DD11, 3:DD10, 4:DD9, 5:DD8, 6:A2B, 7:A1B, 8:A0B,
 11 9:RST, 10:D0, 11:D1, 12:D2, 13:D3, 16:PE,
 12 17:CLK1, 19:CLK2, 20:PEN, 22:SLCT, 23:D4, 24:D5, 25:D6,
 13 26:D7, 27:DD15, 28:DD14, 29:DD13, 30:DD12, 31:IOR, 32:CS1,
 14 33:CS3, 34:IOW, 36:CS0, 37:BBSY, 39:BSLCT,
 15 40:CLKU, 41:BACK, 42:BPE, 43:MSTB, 44:WR,
 16 45:IORQ, 47:RD, 48:A0, 49:A1, 50:A2, 51:A3, 53:A4, 54:A5,
 17 55:A6, 56:A7, 58:ACK, 59:BSY, 60:PSTB, 61:DP7,
 18 62:DP6, 63:DP5, 64:DP4, 65:DP3, 66:DP2, 67:DP1, 68:DP0

19
 20 Low: IOW, IOR, IORQ, WR, RD, CS0, CS1, CS3, MSTB, PSTB,
 21 ACK, RST, CLKU

22
 23 Configuration: "Pin feedback", D[0..7], DD[8..15]
 24 Configuration: "Turbo:1"

Addr	Input	Output
01	Error Register	Not Used (WPC Register)
02	Sector Count Register	Sector Count Register
03	Sector Number Register	Sector Number Register
04	Cylinder Low Register	Cylinder Low Register
05	Cylinder High Register	Cylinder High Register
06	SDH Register	SDH Register
07	Status Register	Command Register
58	Lower Byte Data Register	Lower Byte Data Register
59	Upper Byte Data Register	Upper Byte Data Register
5A	Alternate Status Register	Fixed Disk Control Register
5B	Digital Input Register	Not Used

39
 40 To send 16 bit data:

41 First send upper byte to port 59H and latch it into D8-D15 FFs
 42 with CLKU, but do not enable LS245 or D8-D15 FF outputs and
 43 do not send IOW
 44 Then send lower byte to port 58H, enable LS245 and D8-D15 FF
 45 outputs, and send IOW

46
 47 To receive 16 bit data:

48 First read lower byte from port 58H by sending IOR and enabling
 49 LS245 outputs (latch the upper byte into D0-D7 FFs with CLKU)
 50 Then read the upper byte from port 59H by enabling D0-D7 FFs;
 51 do not enable LS245 and do not send IOR

52
 53
 54 Conditioning: (RD & IORQ & A[7..0]==59H) ?? D[0..7]
 55 Conditioning: (WR & IORQ & A[7..0]==58H) ?? DD[8..15]

```

56 |
57 |
58 | RST      = RD & IORQ & A[7..0]==1CH      | Issue for read from 1CH
59 |
60 | Issue IOW for write to 02-07H, 58H, and 5AH
61 | IOW      = (WR & IORQ & A[7..0]>=02H & A[7..0]<=07H)
62 |          # (WR & IORQ & A[7..0]==58H)
63 |          # (WR & IORQ & A[7..0]==5AH)
64 |
65 | Issue IOR for read from 01-07H, 58H, 5AH, and 5BH
66 | IOR      = (RD & IORQ & A[7..0]>=01H & A[7..0]<=07H)
67 |          # (RD & IORQ & A[7..0]==58H)
68 |          # (RD & IORQ & A[7..0]==5AH)
69 |          # (RD & IORQ & A[7..0]==5BH)
70 |
71 | CLKU     = (WR & IORQ & A[7..0]==59H)      | Issue for write to 59H or
72 |          # (RD & IORQ & A[7..0]==58H)      | read from 58H
73 |
74 | Enable LS245 output for 01H-07H, 58H, 5AH, & 5BH (RD only)
75 | CS0      = (IORQ & A[7..0]>=01H & A[7..0]<=07H)
76 |          # (IORQ & A[7..0]==58H)
77 |          # (IORQ & A[7..0]==5AH)
78 |          # (RD & IORQ & A[7..0]==5BH)
79 |
80 | CS1      = (A[7..0]>=01H & A[7..0]<=07H)      | Address range 01H-07H & 58H
81 |          # (A[7..0]==58H)
82 |
83 | CS3      = A[7..0]==5AH # A[7..0]==5BH      | Addresses 5AH & 5BH
84 |
85 | A0B      = A0
86 | A1B      = A1
87 | A2B      = A2 # (A[7..0]==5AH) # (A[7..0]==5BH)
88 |          | Buffered A0
89 |          | Buffered A1
90 |          | Buffered A2
91 |
92 | PSTB     = PEN & WR & IORQ & A[7..0]==40H      | Printer Strobe (40H)
93 | MSTB     = WR & IORQ & A[7..0]==42H      | Memory Strobe (42H)
94 |
95 | D[0..3]  = dff(DD[8..11],CLK1)
96 | D[4..7]  = dff(DD[12..15],CLK2)
97 | DD[8..11] = dff(D[0..3],CLK1)
98 | DD[12..15] = dff(D[4..7],CLK2)
99 | DP[0..7]  = dff(D[0..7],PSTB')
100 |
101 | BBSY     = (RD & IORQ & A[7..0]==40H)      | Status bit 0
102 | BACK     = (RD & IORQ & A[7..0]==40H)      | Status bit 1
103 | BSLCT    = (RD & IORQ & A[7..0]==40H)      | Status bit 2
104 | BPE      = (RD & IORQ & A[7..0]==40H)      | Status bit 3
105 |
106 | Signature: "G1810_58"

```

RESOLVED EXPRESSIONS (Reduction 2)

Signal name	Row	Terms
RST	70	IORQ RD A0' A1' A2 A3 A4 A5' A6' A7'
IOW	230	WR IORQ A0' A2' A3 A4 A5' A6 A7'
	231	WR IORQ A1 A3' A4' A5' A6' A7'
	232	WR IORQ A2 A3' A4' A5' A6' A7'
IOR	200	IORQ RD A0' A2' A3 A4 A5' A6 A7'
	201	IORQ RD A1 A2' A3 A4 A5' A6 A7'
	202	IORQ RD A0 A3' A4' A5' A6' A7'
	203	IORQ RD A1 A3' A4' A5' A6' A7'
	204	IORQ RD A2 A3' A4' A5' A6' A7'
CLKU	280	WR IORQ A0 A1' A2' A3 A4 A5' A6 A7'
	281	IORQ RD A0' A1' A2' A3 A4 A5' A6 A7'
CS0	240	IORQ RD A1 A2' A3 A4 A5' A6 A7'
	241	IORQ A0' A2' A3 A4 A5' A6 A7'
	242	IORQ A0 A3' A4' A5' A6' A7'
	243	IORQ A1 A3' A4' A5' A6' A7'
	244	IORQ A2 A3' A4' A5' A6' A7'
CS1	210	A0' A1' A2' A3 A4 A5' A6 A7'
	211	A0 A3' A4' A5' A6' A7'
	212	A1 A3' A4' A5' A6' A7'
	213	A2 A3' A4' A5' A6' A7'
CS3	220	A1 A2' A3 A4 A5' A6 A7'
A0B	60	A0
A1B	50	A1
A2B	40	A1 A3 A4 A5' A6 A7'
	41	A2
PSTB	390	PEN WR IORQ A0' A1' A2' A3' A4' A5' A6 A7'
MSTB	310	WR IORQ A0' A1 A2' A3' A4' A5' A6 A7'
D0	89	IORQ RD A0 A1' A2' A3 A4 A5' A6 A7'
	80	DD8
D1	99	IORQ RD A0 A1' A2' A3 A4 A5' A6 A7'
	90	DD9
D2	109	IORQ RD A0 A1' A2' A3 A4 A5' A6 A7'
	100	DD10
D3	119	IORQ RD A0 A1' A2' A3 A4 A5' A6 A7'
	110	DD11
D4	129	IORQ RD A0 A1' A2' A3 A4 A5' A6 A7'
	120	DD12

BBSY	259 250	IORQ BSY [†]	RD	A0 [†] A1 [†] A2 [†] A3 [†] A4 [†] A5 [†] A6 [†] A7 [†]
BACK	299 290	IORQ ACK	RD	A0 [†] A1 [†] A2 [†] A3 [†] A4 [†] A5 [†] A6 [†] A7 [†]
BSLCT	279 270	IORQ SLCT	RD	A0 [†] A1 [†] A2 [†] A3 [†] A4 [†] A5 [†] A6 [†] A7 [†]
BPE	309 300	IORQ PE	RD	A0 [†] A1 [†] A2 [†] A3 [†] A4 [†] A5 [†] A6 [†] A7 [†]

SIGNAL ASSIGNMENT

Pin	Signal name	Column	Rows		Activity
			Beg	Avail Used	
2.	DD11	23	0	10	High
3.	DD10	21	10	10	High
4.	DD9	19	20	10	High
5.	DD8	17	30	10	High
6.	A2B	15	40	10	High
7.	A1B	13	50	10	High
8.	A0B	11	60	10	High
9.	RST	8	70	10	Low
10.	D0	47	80	10	High
11.	D1	45	90	10	High
12.	D2	43	100	10	High
13.	D3	41	110	10	High
14.	-	73	-	-	-
15.	-	71	-	-	-
16.	PE	69	-	-	High
17.	CLK1	85	-	-	High
19.	CLK2	83	-	-	High
20.	PEN	63	-	-	High
21.	-	65	-	-	-
22.	SLCT	67	-	-	High
23.	D4	33	120	10	High
24.	D5	35	130	10	High
25.	D6	37	140	10	High
26.	D7	39	150	10	High
27.	DD15	9	160	10	High
28.	DD14	11	170	10	High
29.	DD13	13	180	10	High
30.	DD12	15	190	10	High
31.	IOR	16	200	10	Low
32.	CS1	18	210	10	Low
33.	CS3	20	220	10	Low
34.	IOW	22	230	10	Low
36.	CS0	22	240	10	Low
37.	BBSY	21	250	10	High
38.	-	19	260	10	-
39.	BSLCT	17	270	10	High
40.	CLKU	14	280	10	Low
41.	BACK	13	290	10	High
42.	BPE	11	300	10	High
43.	MSTB	8	310	10	Low
44.	WR	30	320	10	Low
45.	IORQ	28	330	10	Low
46.	-	27	340	10	-
47.	RD	24	350	10	Low
48.	A0	61	-	-	High
49.	A1	59	-	-	High
50.	A2	57	-	-	High
51.	A3	81	-	-	High
53.	A4	87	-	-	High
54.	A5	75	-	-	High
55.	A6	77	-	-	High
56.	A7	79	-	-	High

57.	-	49	360	10	0	(Three-state)
58.	ACK	50	370	10	0	(Three-state)
59.	BSY	53	380	10	0	(Three-state)
60.	PSTB	54	390	10	1	(Three-state)
61.	DP7	9	400	10	2	(Registered)
62.	DP6	11	410	10	2	(Registered)
63.	DP5	13	420	10	2	(Registered)
64.	DP4	15	430	10	2	(Registered)
65.	DP3	17	440	10	2	(Registered)
66.	DP2	19	450	10	2	(Registered)
67.	DP1	21	460	10	2	(Registered)
68.	DP0	23	470	10	2	(Registered)
69.	-	7	80	10	0	(Three-state)
70.	-	5	90	10	0	(Three-state)
71.	-	3	100	10	0	(Three-state)
72.	-	1	110	10	0	(Three-state)
73.	-	1	120	10	0	(Three-state)
74.	-	3	130	10	0	(Three-state)
75.	-	5	140	10	0	(Three-state)
76.	-	7	150	10	0	(Three-state)
77.	-	7	320	10	0	(Three-state)
78.	-	5	330	10	0	(Three-state)
79.	-	3	340	10	0	(Three-state)
80.	-	1	350	10	0	(Three-state)
81.	-	1	360	10	0	(Three-state)
82.	-	3	370	10	0	(Three-state)
83.	-	5	380	10	0	(Three-state)
84.	-	7	390	10	0	(Three-state)

640					83	(13*)

I200 No fatal errors found in source code.
I201 No warnings.